Picture 1 of 1

Gallery
Picture 1 of 1

Have one to sell?
Verification Techniques for System-Level Design, Fujita, Ghosh, Prasad.=
US $86.16
ApproximatelyC $119.53
Condition:
Brand New
A new, unread, unused book in perfect condition with no missing or damaged pages. See the seller’s listing for full details.
3 available
Oops! Looks like we're having trouble connecting to our server.
Refresh your browser window to try again.
Shipping:
Free USPS Media MailTM.
Located in: MD, United States
Delivery:
Estimated between Sat, Sep 13 and Fri, Sep 26 to 94104
Returns:
30 days return. Buyer pays for return shipping. If you use an eBay shipping label, it will be deducted from your refund amount.
Payments:
Shop with confidence
Seller assumes all responsibility for this listing.
eBay item number:333724569844
Item specifics
- Condition
- PublishedOn
- 2007-12-12
- Title
- Verification Techniques for System-Level Design (Systems on Sili
- Artist
- Not Specified
- ISBN
- 9780123706164
About this product
Product Identifiers
Publisher
Elsevier Science & Technology
ISBN-10
0123706165
ISBN-13
9780123706164
eBay Product ID (ePID)
61076749
Product Key Features
Number of Pages
256 Pages
Language
English
Publication Name
Verification Techniques for System-Level Design
Subject
Systems Architecture / General, Industrial Design / Product, Electronics / Microelectronics, Software Development & Engineering / Systems Analysis & Design
Publication Year
2007
Type
Textbook
Subject Area
Computers, Technology & Engineering
Series
Systems on Silicon Ser.
Format
Hardcover
Dimensions
Item Height
0.3 in
Item Weight
23.6 Oz
Item Length
9.3 in
Item Width
7.5 in
Additional Product Features
Intended Audience
Scholarly & Professional
LCCN
2007-028038
Dewey Edition
22
Illustrated
Yes
Dewey Decimal
621.3815
Synopsis
This book will explain how to verify SoC logic designs using ?formal? and ?semi-formal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in ?functional? verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been getting much more attention. So far, most of the books on formal verification target the register transfer level (RTL) or lower levels of design. For higher design productivity, it is essential to debug designs as early as possible. That is, designs should be completely verified at very abstracted design levels (higher than RTL). This book covers all aspects of high-level formal and semi-formal verification techniques for system level designs. ? First book that covers all aspects of formal and semi-formal, high-level (higher than RTL) design verification targeting SoC designs. ? Formal verification of high-level designs (RTL or higher). ? Verification techniques are discussed with associated system-level design methodology., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs., This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs. - First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs. - Formal verification of high-level designs (RTL or higher). - Verification techniques are discussed with associated system-level design methodology.
LC Classification Number
TK7895.E42F95 2007
Item description from the seller
Seller business information
VAT number: GB 724498118
Popular categories from this store
Seller feedback (545,673)
- f***f (1602)- Feedback left by buyer.Past 6 monthsVerified purchaseExcellent Seller, Goes the Extra Mile. The Seller Was Incredibly Communicative. Smooth Transaction, Shipped Very Quickly, As Advertised; Good Price; Well Packaged & Delivered Within a Few Days. Item in Described Promised Condition, Thank You Very Much!!!!!!!!!!! A+
- c***c (226)- Feedback left by buyer.Past 6 monthsVerified purchaseMy book arrived in good condition. Packaging was a rigid cardboard mailer, and it protected my book well. It was shipped in a reasonable amount of time, but I was still prompted to reach out to inquire further about it. Seller communication was very good, answering me within 24-hours. I was told shipping can take 9-15 days to happen... it arrived within 10 days after purchase. I would purchase from this seller again. Two thumbs up!
- a***h (68)- Feedback left by buyer.Past monthVerified purchaseBook arrived as described, packed inside a cardboard envelope which I like because it protects the corners from damage in transit. Great price and arrived ahead of the estimated delivery date. I value book sellers who package this way to ensure the books arrive safely, will bookmark you guys for future book purchases.
More to explore:
- Nonfiction Books Fiction & Management Techniques,
- Photography Techniques Hardcover Nonfiction Books,
- Management Techniques Hardcover Nonfiction Books,
- Nonfiction Books Fiction & Photography Techniques,
- Nonfiction Books in English Fiction & Management Techniques,
- Photography Techniques Hardcover Nonfiction Books Illustrated,
- CFA Level 1 Books,
- Architecture & Design Magazines,
- Art & Culture Nonfiction Fiction Books & Photography Techniques 1900-1949 Publication Year,
- Nonfiction Books Fiction & Graphic Design